

z e t e r a

Zetera White Paper on **Core Logic Embedded μ SANTM**

An overview, compare and contrast, technical paper on embedding μ SANTM storage into existing computer core logic to give PC's appliance like μ SANTM availability and transparently provide the computer with access to the μ SANTM storage scalability.

This document references the μ SANTM (Version .35) and IDE μ SANTM (Version .01) White Papers and assumes the reader is familiar with these concepts and protocol.

Version 0.01

Author:

Thomas D. Hanan
VP Intellectual Property,
Chief Systems Architect
Zetera Corporation

January 2003

No. 8
363374

— Confidential —


Revision History

Version 0.01 January 2003

Original Release

Overview

The μ SAN™ and IDE μ SAN™ White Papers identify a storage system, protocol and implementation, which uniquely enable the μ SAN™ client protocol into latent PC. This paper describes further extension of those protocols into the future PC space.



This paper identifies one method of transparently integrating both the Client and Storage μ SAN™ protocol within the PC's chipset providing several advantages over other implementations including but not limited too:

- Appliance Like μ SAN™ Storage availability independent of OS availability.
- Immediate μ SAN™ compatibility for any OS supporting industry standard IDE Drivers.
- Immediate OS compatibility with μ SAN™ transparent spanning features.
- Immediate OS compatibility with μ SAN™ transparent mirroring features.

These unique capabilities are based on the ability of the PC's core logic and BIOS to transparently emulate IDE to the OS while accessing the PC's drive as a μ SAN™. Essentially this provides the PC's OS with access to all of the features of a μ SAN™ client while maintaining all of the high availability features of a stand alone μ SAN™.

This is an extremely low cost, (License + Pennies) way to provide core convergence between the PC and appliances marketed by PC manufacturers penetrating both spaces with a convergence strategy.

Proper implementation of the IDE / μ SAN™ emulation within the hardware channel processor eliminates the local OS latency normally associated with such protocol conversions. The unique 1:1 relationship between IDE and μ SAN™ LBA make this a trivial acceleration biased toward the local OS and remote QOS.

Figure 1:

